StrongARM Latch Comparator Performance Enhancement by Implementing Clocked Forward Body Biasing

Abdullah Alshehri, Mohammed Al-Qadasi, Abdullah Saud Mohammed Almansouri, Talal Al Attar, Hossein Fariborzi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Scopus citations

Abstract

In this paper, we propose a forward body biasing technique to enhance the performance of the StrongARM comparators. We apply this technique, which is mainly based on clocked tuning of the threshold voltage of the NMOS cross-coupled transistors, to different architectures, namely: Kobayashi, Razavi, and Improved StrongARM comparators. The circuits are simulated in the standard 65nm CMOS technology and performance improvement of up to 20.8% has been achieved while maintaining the same energy loss.
Original languageEnglish (US)
Title of host publication2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Pages229-232
Number of pages4
ISBN (Print)9781538695623
DOIs
StatePublished - Jan 24 2019

Fingerprint Dive into the research topics of 'StrongARM Latch Comparator Performance Enhancement by Implementing Clocked Forward Body Biasing'. Together they form a unique fingerprint.

Cite this