Nanoscale and device level gate conduction variability of high-k dielectrics-based metal-oxide-semiconductor structures

Albin Bayerl, Mario Lanza, Marc Porti, Montserrat Nafria, Xavier Aymerich, F. Campabadal, Gnther Benstetter

Research output: Contribution to journalArticlepeer-review

11 Scopus citations

Abstract

The polycrystalline microstructure of the high-k dielectric of gate stacks in metal-oxide-semiconductor (MOS) devices can be a potential source of variability. In this paper, a conductive atomic force microscope (CAFM) and a Kelvin probe force microscope (KPFM) have been used to investigate how the thickness and the crystallization (after a thermal annealing) of the high-k layer affect the nanoscale morphological and electrical properties of the gate stack. The impact of such nanoscale properties on the reliability and variability of the global gate electrical characteristics of fully processed MOS devices has also been investigated. © 2010 IEEE.
Original languageEnglish (US)
Pages (from-to)495-501
Number of pages7
JournalIEEE Transactions on Device and Materials Reliability
Volume11
Issue number3
DOIs
StatePublished - Sep 1 2011
Externally publishedYes

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering
  • Safety, Risk, Reliability and Quality

Fingerprint

Dive into the research topics of 'Nanoscale and device level gate conduction variability of high-k dielectrics-based metal-oxide-semiconductor structures'. Together they form a unique fingerprint.

Cite this