Limits on voltage scaling for caches utilizing fault tolerant techniques

Mohammad A. Makhzan, Amin Khajeh, Ahmed Eltawil, Fadi Kurdahi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

15 Scopus citations

Abstract

This paper proposes a new low power cache architecture that utilizes fault tolerance to allow aggressively reduced voltage levels. The fault tolerant overhead circuits consume little energy, but enable the system to operate correctly and boost the system performance to close to defect free operation. Overall, power savings of over 40% are reported on standard benchmarks. © 2007 IEEE.
Original languageEnglish (US)
Title of host publication2007 IEEE International Conference on Computer Design, ICCD 2007
DOIs
StatePublished - Dec 1 2007
Externally publishedYes

Fingerprint

Dive into the research topics of 'Limits on voltage scaling for caches utilizing fault tolerant techniques'. Together they form a unique fingerprint.

Cite this