Initiation Interval Aware Resource Sharing for FPGA DSP Blocks

Ronak Bajaj, Suhaib A. Fahmy

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Resource sharing attempts to minimise usage of hardware blocks by mapping multiple operations onto same block at the cost of an increase in schedule length and initiation interval (II). Sharing multi-cycle high-throughput DSP blocks using traditional approaches results in significantly high II, determined by structure of dataflow graph of the design, thus limiting achievable throughput. We have developed a resource sharing technique that minimises the number of DSP blocks and schedule length given an II constraint.
Original languageEnglish (US)
Title of host publicationProceedings - 24th IEEE International Symposium on Field-Programmable Custom Computing Machines, FCCM 2016
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Print)9781509023561
DOIs
StatePublished - Aug 16 2016
Externally publishedYes

Fingerprint Dive into the research topics of 'Initiation Interval Aware Resource Sharing for FPGA DSP Blocks'. Together they form a unique fingerprint.

Cite this