Architectural and algorithm level fault tolerant techniques for low power high yield multimedia devices

Mohammad A. Makhzan, Ahmed Eltawil, Fadi J. Kurdahi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Scopus citations

Abstract

This paper presents a novel architecture that allows a high level of fault tolerance in embedded memory devices for multimedia applications. The benefits are two fold by allowing systems to operate at a lower voltage thus saving power, while improving yield via error masking. The proposed architecture performs a remapping of defective parts of the memory while allowing single cycle access to the remapped portions. Furthermore, it provides run time control of the enforced protection policies leading to an expanded design space that trades off power, error tolerance and quality. Simulations indicate a reduction of up to 35% in encoder power for a 65 nm CMOS process. ©2008 IEEE.
Original languageEnglish (US)
Title of host publicationProceedings - 2008 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2008
DOIs
StatePublished - Dec 1 2008
Externally publishedYes

Fingerprint Dive into the research topics of 'Architectural and algorithm level fault tolerant techniques for low power high yield multimedia devices'. Together they form a unique fingerprint.

Cite this