A radius adaptive K-Best decoder with early termination: Algorithm and VLSI architecture

Chung An Shen, Ahmed M. Eltawil

Research output: Contribution to journalArticlepeer-review

58 Scopus citations

Abstract

This paper presents a novel algorithm and architecture for K-Best decoding that combines the benefits of radius shrinking commonly associated with sphere decoding and the architectural benefits associated with K-Best decoding approaches. The proposed algorithm requires much smaller K and possesses the advantages of branch pruning and adaptively updated pruning threshold while still achieving near-optimum performance. The algorithm examines a much smaller subset of points as compared to the K-Best decoder. The VLSI architecture of the decoder is based on a pipelined sorter-free scheme. The proposed K-Best decoder is designed to support a 4 × 4 64-QAM system and is synthesized with 65-nm technology at 158-MHz clock frequency and 1-V supply. The synthesized decoder can support a throughput of 285.8 Mb/s at 25-dB signal-to-noise ratio with an area of 210 kGE at 12.8-mW power consumption. © 2006 IEEE.
Original languageEnglish (US)
JournalIEEE Transactions on Circuits and Systems I: Regular Papers
Volume57
Issue number9
DOIs
StatePublished - Mar 19 2010
Externally publishedYes

Fingerprint Dive into the research topics of 'A radius adaptive K-Best decoder with early termination: Algorithm and VLSI architecture'. Together they form a unique fingerprint.

Cite this