A New pW CMOS Sub-Hertz Timer

Hamza Shahid, Hussain Alzaher

Research output: Contribution to journalArticlepeer-review

Abstract

A low-voltage and ultra-low power sub-Hertz timer using transistor operating in sub-threshold region is proposed. The sub-Hertz operation is achieved by controlling the amount of currents charging and discharging the timer’s capacitor instead of using large passive components. Pulse width modulation is accomplished by sizing the transistors in charging and discharging control blocks. The timer is working from a single supply voltage of as low as 0.4 V. The circuit is designed in a standard CMOS 150 nm and simulated using Cadence. Simulation results show an oscillation frequency of as low as 0.0217 Hz (a period of 46 s) while using integrable capacitor (100 pF). Its average power consumption for one period is 13.91 pW.
Original languageEnglish (US)
JournalArabian Journal for Science and Engineering
DOIs
StatePublished - May 25 2019
Externally publishedYes

Fingerprint Dive into the research topics of 'A New pW CMOS Sub-Hertz Timer'. Together they form a unique fingerprint.

Cite this