A New Design Methodology for Time-Based Capacitance-to-Digital Converters (T-CDCs)

Ali H. Hassan, Ahmed Fouad, Hassan Mostafa, Khaled N. Salama, Ahmed M. Soliman

Research output: Contribution to journalArticlepeer-review

2 Scopus citations

Abstract

This paper introduces a 9-bit time-based capacitance-to-digital converter (T-CDC). This T-CDC adopts a new design methodology for parasitic cancellation with a simple calibration technique. In T-CDCs, the input sensor capacitance is first converted into a delay pulse using a capacitance-to-time converter (CTC) circuit; then this delay signal is converted into a digital code through a time-to-digital converter (TDC) circuit. A prototype of the proposed T-CDC is implemented in UMC 0.13 μm CMOS technology. This T-CDC consumes 8.42 μW and achieves a maximum SNR of 45.14 dB with a conversion time of 1 μs that corresponds to a figure of merit (FoM) of 16.4 fJ/Conv.
Original languageEnglish (US)
Pages (from-to)238-245
Number of pages8
JournalAEU - International Journal of Electronics and Communications
Volume96
DOIs
StatePublished - Sep 27 2018

Fingerprint

Dive into the research topics of 'A New Design Methodology for Time-Based Capacitance-to-Digital Converters (T-CDCs)'. Together they form a unique fingerprint.

Cite this